Abstract-This paper presents a safety warning system on automotive with 3 warning level according to conditions. The system is designed based on the Lane Departure Warning (LDW) system. This system is expected to reduce or minimize the road accident happened due to risky and careless driving.
INTRODUCTION
According to MIROS Crash Investigation and Reconstruction Annual Statistical Report 2007-2010, the occurrence of accident in Malaysia was showing a high number especially in highway and express way. There are various researches on how to reduce the accidents and thus many safety systems are designed and developed for the purpose. The 3-level Automotive Safety Warning and Alert System is designed to meet the target as well. It is designed based on Lane Departure Warning (LDW) system, which detecting the vehicle is off the lane and raise the warning. The LDW system is a safety system that already implemented in some vehicle, to detect the vehicle whether de p arting from lane intentionally, and raise warning to dnver. [n the 3-level Automotive Safety Warning and Alert System, it consists of image processing module to detect the lane and the position of vehicle, the sonar wave sensor to detect presence of object in blind spot regions, and LCD, LED, seven segment display, buzzer as interfacing in order to raise alert to users due to the conditions. The system also aids the driver to give turn signal to alert other drivers. As the system is in the design stage, thus FPGA is used to build the prototype of the system. The challenges in designing the system are the interfacing to the users and the various sensors used to interact with FPGA DEI board.
A. Lane Departure Warning (LDW) System
Lane Departure Warning (LOW) System is the base of the 3-Level Automotive Safety Warning and Alert System. [t is used to detect the vehicle position, whether it is depart from the lane [1] . Image processing technique is used to realize the detection of lane. Even though the detection of lane can be replace by using the sensors such as infrared sensor, several researches have been done in comparing both devices in term of functionality, price, power consumption and other specification. [mage processing is chosen in building the prototype of the system as it can provides higher resolution and gives faster response time. Since the system is on issue of automotive safety, thus response time is one of the essential considerations for the system.
B. Blind spot detection
Blind spot detection is another feature that design embedded in the 3-level Automotive Safety Warning and Alert System. As in high speed lane switching, it is very danger when presence of object in blind spot region especially high speed moving vehicle [2] . Thus, the system is embedded with this feature to aids the driver to detect the vehicle in blind spot region by using sonar wave sensor. Blind spot zone is defmed as the region that cannot view from driver seat through side mirror or eye sight view, as shown in Fig. 1 [2] . Sonar wave sensor will generates a sonar wave in the blind spot zone. When there is an object presence in the sensing region, it will reflect the wave back to the sensor itself. The shorter the time it receives the wave it indicates the object is nearer. LCD display is used as th� interface to show to the driver, whether it is safe to switch lane.
C.
User Interface Several user interfaces of this system to user are designed to raise alert of the user. Three different levels of warning are designed to give more variation responses. A clear cut alert is delivered to user based on the severity of the situation. For exa � ple, when there is no object senses in the blind spot regIOn but the vehicle tends to switching lane without giving the tum signal, level I warning will be activated which to aids the driver to give the correct tum signals. LED, LCD and buzzers are used only in building the prototype. Better user interfaces can be added to the design such as high resolution display, vibration seat and other features. Fig. 1 The blind spot zone defined [2] II.
METHODOLOGY
A. System designed The initial step to design the system before constructing the prototype is generating the block diagram of the system. In Fig. 2 shows the block diagram of the 3-level Automotive Safety Warning and Alert System in which the sensors are the input blocks (as in Fig. 3) , FPGA is the processing block/unit and the alarm, LED, and LCD display are the output blocks. All the signals from the camera and sonar wave sensors are fetch to FPGA to process and the output signals are generated to output block after processing. Thus, Verilog programming code is an important part in the design process. Construction of Verilog coding and simulation using Quartus II software are done before implementing the design in the hardware.
The system flow chart and the condition table of the system are identified to describe the flow and function of the system. The condition table of the system are shown in table I. The system is designed to have three levels of warning due to severity of the situations. Level I warning will be activate when the vehicle is estimated in crossing lane without giving the correct turn signals, and the blind spot detection shows absence of vehicle. This situation is considered least severity as no vehicle is detected surrounding the car. However it is still dangerous if there is vehicle approaching in high speed from far. Thus the system will aid the driver to give the correct turn signals. For Level 2 warning, it is activate when the vehicle are crossing the lane with the turn signal is on, but the sonar wave sensors detect presence of vehicle in blind spot region. The driver in vehicle approaching may notice the vehicle tends to switch lane as the turn signal is on, and slowing down the speed. However, it is still danger if the vehicle switching lane without notice the presence of vehicle approaching from behind. Thus the system gives a low volume beep sound generated from buzzer to remind the driver on vehicle approaching. LCD will also display warning to the driver. The most severe condition is that the driver switch lane without notice vehicle approaching and do not give a turn signal to notify driver in other vehicle as well. Level 3 warning will be raise to driver. A high volume beep sound will produce to draw attention of driver and warning will display on LCD screen to notify the driver about the danger situation. Tum signal will be tum on as well to notify driver in vehicle behind so that it may slow down the speed and minimize the chances in crashing. With these three levels of warning, it is expected can minimize the accidents happen without raise unwanted interruption to the driver. The driver can easily understand the situations and response without panic and over react to the warning system. The driver may panic if the system gives the same warning despite of condition, as the driver could not know the actual situation in a short time. The Veri log is written after defining the condition table well. The flow of the system is clear and the coding is written to meet the specification of the flow designed. The Verilog is written in several modules, one by one to avoid confusing and for the ease of debug purpose. Simulation of waveform is done after compiling the code in order to verify the functionality of the code written satisfy the system designed. The code is then downloaded to FPGA. External circuits connected to DEI board through General Purpose Input 1 Output (GPIO) ports. The functionality is checked again after hardware implementation as the result may biased or inaccurate due to hardware failure, wiring problem, or other unexpected problems, which may cause the system failure or false alarm occurs.
B. Image processing module
In image processing module, the left and right lanes are detected. In this system, a virtual centre marking line is generated for analysis purpose. The virtual line is created to as the reference point and the distances are measured from the lane to it. The distance measured from left lane to virtual line is known as 01 and the distance measured from right lane to virtual line is known as 02. To identify the position of the vehicle, whether it is off the lane, a simple technique is applied. When the vehicle is inside the lane, Ol and 02 are almost equal or have only a small difference in value. As 01 is larger than 02, this indicates the vehicle is far from left lane thus it is expected the vehicle is biasing to the right lane. Si�ilarly, as D2 is larger than Dl, the vehicle is estimated biasing to left lane. Through this virtual centre marking line and calculation, the system is able to detect the 127 position of vehicle relatively to lane. The illustrations are shown in Fig. 4 and Fig. 5 respectively.
C. Sonar wave sensor Sonar wave sensor is a sensor that generate a sonar wave when triggered, and then the wave will reflect back to the sensor which known as echo. The working principle of sonar wave sensor are shown in Fig. 6 .The longer for the echo remains high, it indicating the distance of the obj ect is farer as the time taken for the wave to reflect back to the sens�r is longer. From the datasheet of the sonar wave sensor used, the distance can be calculates using formula (1). However, for the ease of programming, the number of clock cycles is relatively easy to count rather than time take � . Thus, another equation is derived. Since the clock used In FPGA DEI board is 50MHz, meaning one complete clock cycle takes 20ns, thus we can calculate the distance in cm using the formula in (2).
Distance (cm)=time (us)/58 (I)
Distance (cm) = clock cycle x 0.02/58 = clock cycle 12900
III.
RESULTS

A. Simulation results of system
With Quartus II software, waveform simulations are done to check and verify the functionality of the system designed. Various conditions are tested with different inputs to ensure the system is stable, no floating state. Fig. 7 shows the simulation results with stated the 3-level of warning systems. Initially the reset is activated to ensure all state are at zero. At time 60ns to 220ns, when the system sense the vehicle is biasing to right lane, tempting to cross, Level 1 warning is raised as no turn signals are activated. At time 220ns to 540ns, the short echo signal represents a close object presence in the blind spot region. Since the turn signal LEDG is turned on, therefore the system gives level 2 warning. After 540ns, the LEDG is at off state, thus the warning level goes to level 3. The simulation results satisfied to the designed flow chart and condition table. However, in applying the Veri log coding to the actual hardware some modifications are required as in the simulatio�, the timing are scale down for better analysis. For hardware implementation, for example, the echo will lasts for longer clock cycles to calculate the distance detected. .R< � 0.- C. Schematic Design Schematic design is required before implementation on hardware as to ensure the connections between components are connected correctly. The schematic is designed using Proteus software as shown in Fig. 9 . However, due to short of library of specific components such as FPGA, sonar wave sensors, thus the components are replaced and represented using connector. The camera with input clock from FPGA generates analogue output to the input pin of ADC to convert the signal into digital form. The output of ADC is then fetched into the FPGA. In the same time, the echo pin of the sonar wave sensors fetch the signal to FPGA to be processed. The LEOs and buzzers are connected to the FPGA as outputs.
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D. Measurement Analysis of the Camera
The performance of the camera is measured using oscilloscope and the results are analysed. The Fig. 10 shows the output waveform from the camera (in blue colour) and the output waveform from the ADC (in purple colour). When the camera is detecting the bright region (white), the output is about 3.2V and when the camera is detecting the dark region (black), the output is drop to about I.SV. The output is fetch into the ADC to provide stable digital waveform before fetch into the FPGA board for processing.
E. Hardware Implementation and Performance
The hardware implementation is the last part of the design which to verify the function and performance of the system. The stability, reliability and practicability are tested using the implemented hardware. Fig. 11 shows the details of the system implemented in a vehicle. The system is tested on the functionality and its performance. The performance can be viewed in several aspects such as the power consumption, response time, range detection and others. In this system designed, the power consumption is unable to determine as it is in prototype stage and it is designed using the FPGA DE I board which may consume more power compare to custom designed chip. For the range detection, the camera used in this prototype has a sensing width of 15cm only, which suitable in prototype but not for real implementation. For sonar wave sensor, the sensing range is up to 4m.
The response time is another concern in a system, especially automotive safety system. The system may place the user in danger situation if the response time is too slow. In this system designed, the maximum time response for the camera is 33.75 I-lS, provided with SMHz clock signal where the ADC requires 100 I-lS to convert the signal into digital form. The longest time required in the system is the sonar wave sensor which required 3ms for detection range of 50cm, as using the speed of sound principle in detection. 
DISCUSSIONS
As the Lane Departure Warning (LDW) system is already a well develop system and implemented in real vehicle for several years ago, the system is considered mature and it is capable in reducing road accidents [3] . Several safety systems are also designed together embedded with LDW system for better performance and accuracy such as Curve Speed Warning (CSW) system [4] [5] . Several approaches have been done to have better accuracy in detecting the lane such as virtual lane boundary technique, which generate the virtual lane boundary rather than response based on the physical lane boundary, in order to reduce to occurrence of false alarm [1]. However, in most LDW system and other systems embedded together, their focus is mainly on road curving or unintentionally lane crossed, which closely related in developing automatic drive system. Thus the output response is in interrupting the driving with assistive brake system and less user interface in the system. Unlike LDW system, the 3-level Automotive Safety Warning and Alert system is focus on dangerous driving and speed driving in lane switching. Alarms and displays are not only target to alert the user, but also the other drivers in nearby. In fact, this system is designed not only for cars, but also for heavy vehicle such as bus and lorry, that with long body structure, which have larger blind spot region. Even though the system is in prototype stage, the accuracy and performance is relatively low compare to the well develop LDW system or other similar safety system, it is important to develop the system by prototyping, in order to determine the strength and weakness of the system.
The challenges of building this system is the interfacing of several input output modules to the FPGA DE I board. Every condition must be taken care in writing the Verilog code to avoid floating stage or causing the system hang. The image processing in detecting the lane is also the challenge as data analysis, memory size, and timing constraint is the issue to be concern.
The performance of the system designed can be improved by increasing more features. However, due to time constraint and cost consideration, the additional features are left as future works. Laser sensor can be added to increase the accuracy of the lane detection module. The gyro sensor and accelerometer can be used for better estimation and prediction to the system, and have shorter time in response. The distance to the front vehicle and also be detect to warn the driver not to stay too close by adding range sensor. Vibration seat helps to raise more severe level of warning to the user.
V.
CONCLUSION
The 3-level Automotive Safety Warning and Alert System is designed in order to minimize the road accident due to the factor of careless fast lane switching. The system is designed to improve the existing LDW and other vehicle safety system, with added some features using FPGA. The system is embedded with blind spot detection feature to aid the driver in notifying vehicle approached in blind spot region in very fast speed, especially in heavy vehicle such as bus. The system gives 3 warning levels due to different situations to alert the driver. The system is successfully
